Process effects in deep-
I. INTRODUCTION
Process effects in deep-submicrometer geometries are expected to change the physical organization, or microarchitecture of integrated circuits. The factor that is expected to primarily impact integrated circuit microarchitectures is increasing delays in interconnect. A number of independent sources have made forecasts that in deep-submicrometer (DSM) process geometries 80% or more of the delay of critical paths will be attributable to interconnect [1] - [3] . This forecast has been further supported by the broad industrial experience of significant problems in timing closure for current high-performance integrated circuit (IC) designs. Based on the present difficulties in IC design methodologies and predictions of increasing migration of delay to interconnect, there is a sense in both industry and academia that current synthesis and physical design methodologies require a significant overhaul.
Deep-submicrometer effects, particularly interconnect, have thus been billed as potential showstoppers to the continuation of Moore's law. Among the effects that are commonly mentioned are rising RC delay of on-chip wiring, noise considerations such as crosstalk and dynamic delay, reliability concerns due to rising current densities and oxide electric fields, and increasing power dissipation. Each of these issues has underlying physical explanations that shed insight into its potential impact as CMOS processes continue to scale. We address these issues and others in Section III.
We believe that to properly microarchitect integrate circuits in small process geometries, it is necessary to get as detailed a picture as possible of the effects and then to draw conclusions about changes in microarchitecture. Our goal in this paper is to propose a specific microarchitecture that limits the impact of interconnect on performance and allows device scaling to continue to drive IC performance. The design methodology we suggest is based on realistic projections of future technologies, simulation tools, analytical models, and actual design data. Furthermore, we describe several concepts that may help interconnect scale more readily at the global level in future high-speed systems. In this paper, we primarily focus on high-performance application-specific integrated circuits (ASIC) but use leading-edge microprocessors as a point of reference for global interconnect issues since the higher clock speeds of these designs make them susceptible to new interconnect phenomena (such as inductance and multiple clocking regions) sooner than ASICs.
Parts of this work form the basis for the Berkeley Advanced Chip Performance Calculator (BACPAC). This system-level performance model improves upon previous work [4] , [5] by incorporating enhanced analytical models for delay, noise, power, and area. It also addresses the rising system-on-a-chip (SoC) hierarchy of future ASICs and microprocessors. The model and extensive documentation are available at http://wwwdevice.eecs.berkeley.edu/~dennis/BACPAC. The models in BACPAC have been subsequently used in creating GTX [6] , which adds significant flexibility to existing system performance models. GTX is part of the Gigascale Silicon Research Center and is available at http:// vlsicad.cs.ucla.edu/GSRC/GTX.
II. CURRENT METHODOLOGY
Integrated circuit microarchitectures can only be implemented in underlying process geometries by means of computer-aided design (CAD) tools, and microarchitectural possibilities are always limited by implementation feasibility. Therefore, we begin by briefly examining CAD tool flows. Fig. 1 gives the implementation portion of a design flow used in traditional ASIC designs. In this flow, the design is described in a hardware-description language (HDL) such as VHDL or Verilog. The technology library is the database containing the data that models the predesigned cells in the underlying process technology for the logic synthesis and physical design tools. User constraints are the mechanism by which the user conveys constraints regarding the speed, area, and power of the design. Logic synthesis transforms the HDL description into a graph in which each vertex represents a cell in the technology library, and each edge represents a wired connection between the cells. This graph is called a netlist. Logic synthesis optimizes the circuit according to user constraints and ensures that design rules are met. A survey of logic synthesis can be found in [7] .
A. Traditional ASIC Flow
Physical design is the process by which the synthesized netlist is transformed into a mask, which is then used to fabricate a three-dimensional integrated circuit. Information contained in the technology library and user constraints ensures that the output of physical design can be fabricated in the designated semiconductor process. User constraints restrict the location of pads or signals, the area resources available for implementation, and the timing behavior. An excellent reference for physical design operations is [8] . In the ASIC flow described in Fig. 1 , the first half of the flow is the responsibility of the design center while the second half is the responsibility of the ASIC or semiconductor vendor.
B. Problems with Current Flow
The design flow in Fig. 1 contains a separation between the logic synthesis and physical design steps. For designs with aggressive performance goals, several iterations between synthesis and physical design are required to converge to a desired implementation. As a result, design teams have begun to perform more of the physical design steps themselves and the handoff to the semiconductor-vendor occurs only at the end. This approach is shown in Fig. 2 and is known as the customer-owned tooling (COT) approach. Note that the differences between the flow in Fig. 1 and that of Fig. 2 are more organizational than technical.
C. Problems with Logic Synthesis
During synthesis the capacitances and delays associated with final wiring are unknown. Models of interconnect, known as wire-load models, attempt to predict the amount of capacitance in a wire by reducing it to a function of fanout and block size. In this approach, shown in Fig. 3 , a single capacitance value is used for all nets in a block with the same fanout. Clearly the capacitance values for nets in a block will vary and so the wire-load model is necessarily only an approximation of the actual future capacitance. When wire delay constitutes a small percentage of the total critical path delay, errors in capacitance estimation have little impact. However, if the capacitance values in wires increase, then wire-load models lead to increasing inaccuracy.
D. Problems with Physical Design
Placement and routing tools tend to use primitive models of circuit delay. Often the timing constraints inherent in the synthesized netlist are translated into a single static net prioritization. Place and route tools attempt to honor this prioritization scheme, but because they have only a primitive internal model of critical path delay, they cannot be sure that they have in fact obeyed the initial timing constraints. As delay migrates to interconnect, the possibility that excess capacitance in routing violates a timing constraint increases. If capacitance is increased due to cross-coupled capacitances in routing, this is only likely to be discovered after the final layout is extracted.
To summarize, the core problem with current design flows that is causing them to fail is the poor back-end prediction capabilities of logic synthesis (i.e., the wire-load models). To attack this problem at the microarchitectural level, we propose to use a block-based hierarchical design style that uses block sizes of 50K-100K gates. Within these blocks (or modules), we will demonstrate that interconnect effects can be effectively minimized via proper device sizing and intelligent scaling so that even relatively inaccurate wire-load models can be used at this level of hierarchy. We note now, and emphasize later, that this module size allows for a significant amount of flexibility and computing power.
III. DEVICE AND INTERCONNECT IN DSM
We propose that the size of a module that can still be reliably designed in the methodology of Figs. 1 and 2 without significant attention to DSM effects is approximately 50K-100K gates. Fig. 4 shows the approach we employ to arrive at this conclusion. To begin, we develop a strawman technology file that completely describes future process generations for both device and interconnect characteristics.
To facilitate our analysis, we develop models of future designs, at varying degrees of accuracy, that allow us to determine the performance of future ASICs. These models emphasize the important issues of delay, noise, and power. Before introducing our strawman technology, we will first give a high-level overview of device and interconnect issues in deep submicrometer. seeing a continual drop in . One key reason for reducing voltages in scaled CMOS devices is that of reliability. For instance, gate oxides tend to break down if exposed to electric fields in excess of 5 to 6 MV/cm [9] . Since oxide thickness ( ) is being scaled to increase current drive, the maximum voltage on the gate ( ) must also be scaled to keep electric fields within reason. Another form of device reliability that must be considered is the effect of hot electrons. When the electric field in the channel is too high near the drain, electrons may gain enough energy to inject themselves into the gate oxide. This accumulation of charge in the oxide results in shifts in and changes in the device's current-voltage ( -) characteristics. By reducing the voltage supply, both the channel and gate electric fields will be proportionately reduced for improved reliability.
The impact of reduced supply voltages on power is another important reason why values are decreasing. Dynamic power consumption is defined by , where is a switching activity ratio, is the switched capacitance, and is the operating frequency. The quadratic dependency on supply voltage makes the reduction of a primary goal in power minimization. This issue will be discussed more in Section VI-C.
2) Drive Current: Classical long-channel MOS theory states that device current in the saturation mode of operation is proportional to the square of gate drive ( ) and inversely proportional to channel length. At ultrashort channel lengths, most carriers travel at a maximum saturated velocity throughout the channel, which nearly eliminates the impact of channel length on current. A new and more accurate expression for this limiting case is [9] . From this expression, we can see the channel length independence as well as the move from quadratic to linear dependence on gate drive. Since is a material constant (approximately cm/s for electrons, cm/s for holes), we find that (normalized to device width) will vary with . With fixed at (necessary to maintain sufficient gate drive), we obtain . Since both of these parameters are decreasing, DSM MOSFETs are not expected to provide enhanced drive current per unit width. This marks a new regime for scaled CMOS devices, since up to the 0.35-m process generation additional current drive was obtained with each process shrink. Data taken from published reports confirms this analysis of saturation current in DSM CMOS devices [10] - [12] . Our own survey of 16 reported technologies shows both n-and p-channel devices achieve only slight increases in drive current from 0.25 to 0.09 m .
B. Interconnect
Deep-submicrometer interconnect effects present a variety of problems to process engineers, circuit designers, and CAD tool developers. This section presents an overview of these effects.
1) RC Delay:
The most commonly cited DSM interconnect problem is that of rising RC wire delays. For instance, the RC delay of a 1-mm metal 1 line in 0.5-m technologies was 15 ps while in 0.1-m technology it is 340 ps (without new materials). It can be clearly seen that wiring delay is capable of consuming the majority of the shrinking clock cycle time in DSM designs. We now look briefly at the reasons behind the rapid increase in RC delay and possible methods of slowing this trend.
Increasing line resistance is the main reason behind the increased wiring delay in DSM. Resistance is inversely proportional to the cross-sectional area of the wire. Due to the rising need for higher densities on-chip, wiring pitches are dropping rapidly at about the same rate as gate length. In an effort to keep resistance from increasing too quickly, many processes are scaling line thickness (or height) at a slower rate, which results in taller, thinner wires. For instance, [13] predicted an increase in wiring aspect ratio (AR height/width) from 1.8 at 0.25 m to 3.0 at 0.05 m. 1 Besides the use of high AR lines, the other approach to reducing resistance is the use of better conductors for on-chip interconnect. Until recently, aluminum wires were used exclusively in back-end processes. Recent literature [10] , [11] demonstrates the use of copper in sub-0.25-m processes. The resistivity of copper interconnect is 30%-40% lower than that obtained using aluminum wiring (approximately 2.2 cm versus 3.3 cm). Note that the bulk resistivities of these materials are not achieved in production due to the use of cladding materials and reliability-enhancing impurities. Another advantage gained through the use of copper wiring is increased resistance to electromigration (EM) effects. Electromigration occurs in metals when a large current density is being driven through the line. Metal ions are physically moved down the wire by the large current, resulting in opens in the line or shorts to neighboring wires. Copper has a much lower susceptibility to ion transport from EM since it is a heavier metal. Results show copper to have an EM lifetime that is 100 longer than aluminum wiring at the same current density [10] .
Wiring capacitance is also increasing, albeit slowly, in scaled processes due to the higher densities needed to route modern chips. For instance, line-to-line spacing and insulator thickness are both shrinking, resulting in an overall increase in line capacitance (this is true despite smaller linewidths). Since the reduction of packing density is not an option in DSM, the only way of reducing wiring capacitance is by using a low-dielectric instead of SiO . SiO has many natural advantages that make it the dielectric of choice in microelectronics. However, its relative dielectric constant of 3.9-4.1 leaves room for improvement by using advanced materials such as polyimides. Significant research is ongoing in the area of low-process integration as preliminary work has suggested that gate delay and power can be reduced by 39% and 47%, respectively, in a 0.25-m process with [14] . The ultimate goal in low-dielectric process integration is the use of xerogels, which are highly porous materials with dielectric constants approaching that of air, [15] . 2) Noise: As mentioned above, one of the methods to reduce resistance has been to slowly scale line thickness, resulting in taller, narrower wires. These high-aspect ratio lines have a detrimental side effect in that they result in a large amount of coupling capacitance. With AR 1, lines tend to have more capacitance to neighboring wires than to upper and lower wiring layers, which effectively act as ground planes. In addition, spacing between wires is shrinking quickly in an attempt to maintain high packing densities, further increasing coupling capacitance. As evidence, line-to-line capacitance between wires on the same level makes up over 70% of the total wiring capacitance at lower levels even at 0.25-m processes [16] .
The impact of this rise in coupling capacitance can be seen in the form of noise. In this work, we will consider two distinct forms of noise in regard to DSM interconnect. The first is dynamic delay, which refers to the fact that total capacitance seen by a gate is no longer a constant value [17] , [18] . Due to the rising contribution of coupling capacitance to total load capacitance, the Miller effect can have a large impact on actual delay times on a chip. The Miller effect states that, when both terminals of a capacitor are switched simultaneously, the effective capacitance between the terminals is modified. For instance, if wire A switches from 0 to while an adjacent wire B switches from to 0, the effective voltage swing between the two terminals is 2
. From , the charge needed to switch wire A is now doubled with respect to the case where wire B is static. Alternatively, this is seen as a doubling of the "effective" capacitance. The increase in coupling capacitance is a potential timing hazard in that delay becomes a function of neighboring signal activity, making static timing analysis difficult.
The second form of noise we will discuss in this work is crosstalk [16] . In this scenario, a static wire (called the victim) is perturbed by switching activity on neighboring wires (aggressors). In the worst case, two aggressors switch in the same direction simultaneously, leading to an undesirable voltage spike on the victim line due to capacitive coupling. This sort of noise can cause false switching (especially in dynamic circuits), increased glitch power consumption, and voltage overshoot effects that may lead to enhanced device stress or forward-biasing of p-n junctions. Crosstalk is Table 1 Projected MOSFET Characteristics in DSM highly sensitive to the ratio of coupling capacitance to total capacitance, implying that it will become a larger issue as interconnect dimensions continue to scale.
IV. FUTURE PROCESS TECHNOLOGIES
Aiming to quantify the concerns raised in the previous section, we now present substantiated projections of DSM technology parameters at both the device and interconnect level. As conclusions are based on models and data, we take pains to detail our models and data. Care is taken to explain and justify our data and models, and comparisons are drawn to predictions in [1] , [13] . Finally, where choices are made, we aim to be consistently conservative and err on the side of pessimism. Table 1 presents the most important features of our strawman technology for DSM CMOS devices. Our gate oxide thickness projections are generally higher than those found in the 1999 ITRS [1] . Due to oxide reliability requirements, one should keep the electric field in the oxide below 5-6 MV/cm [7] . In addition, oxides thinner than 15 Å raise serious concerns about leakage due to direct tunneling through such an extremely thin layer [19] . 2 These concerns are not likely to be resolved by the 0.13/0.1-m generations as anticipated in [1] . Therefore, we predict oxides that are free from tunneling problems until the 0.07-m technology node. Finally, values below 10 Å are extremely optimistic; this thickness represents only a few atomic layers of SiO . We predict oxides to "bottom out" around 10-12 Å due to leakage and fabrication issues.
A. Device Roadmap
Regarding voltage scaling, we select the high-performance values from ITRS 99 [1] , rather than the low-power scenario. Also, is set at to provide sufficient current drive to keep performance climbing [7] . Beyond 0.1 m, such small s may yield high amounts of leakage current. In this case, several approaches may be taken. A dual-process uses two different threshold voltages within the same design. 
Low
devices are used where speed is essential while the bulk of devices (e.g., 90%) have a higher to keep overall leakage current small [20] . A second approach would be to use circuit techniques to raise the in idle circuit blocks. This approach is similar in concept to standby or sleep modes in current microprocessors where the clock is disabled in low-activity regions in order to reduce dynamic power consumption [21] . However, sleep modes do not eliminate static power and further work will be needed in this area to minimize latency and ensure reliability.
Combined with the characteristics described in Table 1 , BSIM3 models have been developed to model DSM devices [22] . Default parameters are used except for , , mobility, and capacitances. Resulting -curves yield good fit (within 20% in linear region, 10% in saturation) with measured results from 0.15-m devices ( Å). Simulated values of for 0.25 to 0.1-m processes show excellent correlation with published data. Tables 2 and 3 highlight key parameters from our interconnect roadmap. Table 2 presents dimensions for the lower two levels of metal for each process. Our interconnect hierarchy consists of several pairs of identical metal layers that fall under the categories of local, intermediate, and global wiring. The number of metal layers increases from 6 at 0.25 m to 9 at 0.05 m for enhanced connectivity. The first two levels of metal are used exclusively for routing local signals between gates within a larger block of gates (e.g., 50K). In these instances, the wirelength is typically short and the first concern is that of wiring density. Therefore, we predict a continuing drop in lower-level wiring pitch. This will not only provide additional local routing capability but will also allow for smaller standard cell sizes as [23] and [24] have shown cell size to be set by contacted wiring pitch.
B. Interconnect Roadmap
The second concern at the local level is noise. Due to the shrinking pitches, larger coupling capacitances lead to enhanced noise. In order to limit noise, we recommend the use of "flat" wiring where the aspect ratio is capped at about 2 [16] . Compared to predictions in [13] , an AR of 2 will yield 30% smaller coupling capacitance at 0.07 m than AR . The use of thinner wires in the "flat" approach can be seen as a tradeoff between noise and resistance, where the lower resistivity of copper is taken advantage of in order to limit capacitances. This approach has been used in early copper designs to limit capacitance and is especially beneficial at lower levels where device resistance tends to be much larger than wire resistance (due to short wirelengths) [20] . An additional point in noise reduction is the scaling of insulator thickness,
. In order to prevent coupling capacitance from becoming an even larger portion of total wiring capacitance, needs to be scaled appropriately. Also, by reducing vias with reasonable ARs can be used, allowing for easier fabrication and lower resistance.
Copper is used for all sheet resistance calculations with a resistance of 2.2 cm. The reduction of dielectric constant with scaling reflects the significant work being done on low-materials to replace SiO as the insulator of choice in ULSI [25] . The implementation of low-dielectrics into processes represents a significant step in realizing very high performance designs. Smaller interconnect capacitances result in lower power dissipation as well as smaller delay times, making low-dielectrics a more beneficial process advance than copper wiring. Our projections for low-dielectrics are fairly conservative in comparison to [1] , [13] , especially beyond 0.13 m. Table 3 shows projections for top-level interconnect throughout scaling. In contrast to lower level metals, where average wirelengths scale down due to shrinking gate sizes, global wires actually become longer. For this reason, we select a large cross-section global wire that maintains a constant resistance of 44 /cm. This low resistance value will allow for unattenuated distribution of power grids, clocks, global buses, and other important signals on the top layers of metal. The approach follows the concept of "fat" wires suggested in [5] . Transmission line characteristics will need to be well-modeled and controlled in this scheme [26] .
Intermediate metal layers not included in Tables 2 and 3 provide inter-modular routing and offer pitches and thicknesses between those presented. For instance, metals 3 and 4 have a minimum pitch that is 50%-100% larger than that of metals 1 and 2.
V. DESIGN DATA To supplement the analytical models and simulation tools to be used in the analysis section, we obtained detailed design data from modern ASICs. Empirical design data was compiled for thirteen 0.35-m ASIC designs from Symbios Corporation. Average wirelengths in the designs vary somewhat but tend to be in the range of 200 to 300 m. Average fan-out is consistently between 2.2 and 3. Designs regularly incorporated large macro blocks in addition to standard cells, effectively making them early SoC designs. The percentage of standard-cell logic area to total chip area ranged from 30% to 95% but logic area typically encompassed about 70% of the chip. Data was also obtained showing average wirelength for each fan-out in each design. This data is used in Section VI to create a critical path model for future ASICs.
VI. ANALYSIS
In this section, we develop models for various performance metrics (delay, noise, power) and apply them to DSM ASICs to confirm our position that 50K-100K gate modules can be designed using the flow in Figs. 1 and 2.
A. Delay 1) Defining Gate/Interconnect Delay: We begin our analysis by proposing a well-defined method of assessing gate delay versus interconnect delay. Typically for a given process, gate delay ( ) is determined using an unloaded (FO , no significant wiring load) ring oscillator made up of inverters. This is an elegant way to determine as it is independent of device sizing since increasing device width contributes equally to larger drive current and load capacitance.
We propose a modified version of the ring oscillator concept to determine gate and interconnect delay. First, 2-input NAND gates replace inverters since they better represent on-chip logic gates. One of the inputs in these gates is tied to , resulting in worst case low-to-high delays. Next, the fan-out of the gates is varied from 1 to 4 (fan-outs greater than 4 are not of practical interest). At this point, gate delay is found for each fan-out individually. Finally, minimum-pitch interconnect of length is added between each stage. Average wirelength is a function of fan-out and is varied accordingly, using empirical design data as a reference. At this point, a stage delay ( ) is found for a given technology with fan-out ranging from 1 to 4. Interconnect delay, , is defined as the difference between the stage delay and intrinsic gate delay. The basic approach is shown schematically in Fig. 5 .
Sizing of gates with interconnect loading becomes nontrivial as extremely large devices could be used to make negligible. Likewise, the use of minimum-sized gates would yield a misleading depiction of interconnect delay. Since this is not practical due to area and power considerations, we define an optimal driver size. The optimal size is defined by a W/L ratio such that an increase in W/L of 1 does not yield a 2% drop in stage delay. This criterion was chosen to most closely approximate the knee of the delay versus device sizing plot obtained when sweeping W/L.
2) Analytical Approach: In this section, we discuss the first of two different approaches to the delay analysis. A first- Table 4 First-Order Analysis Results for Delay Scaling. 0.05-m Value in ( ) is Adjusted to Match V with [27] order analytical model is presented to observe general delay trends in future ASICs. A full-scale simulation approach that employs accurate device models and distributed interconnect effects is described in the following section.
To the first order, delay of a MOSFET is governed by a simple relationship between capacitance, voltage, and current:
CV/2I. To study the scaling of delay through process generations, we employ this expression by approximating the trends of each of the variables involved. Several approximations are made and will be discussed in turn.
We begin by discussing a block-based design approach with 50K gate building blocks. We later discuss other block sizes. In a block of this size, wirelengths are typically small and line resistance is much less than the effective resistance of the MOSFET drivers. Therefore, we ignore the impact of wire resistance in these calculations. Consider a single gate with a fixed fan-out in two processes, with a scaling factor of . By scaling both channel length and width by , we get a quadratic reduction in module area assuming that wiring pitch is also reduced by [23] , [24] . We assume that average wirelength is a fixed fraction of the module side length so that scales by . Since is relatively constant in DSM processes, a reduction in channel width of results in a proportional reduction in . Voltage swing, as discussed above, is also shrinking due to power and reliability concerns. From Table 1 , we estimate the scaling factor for as 0.75. Finally, we assume that the load capacitance is made up of two components, interconnect and fan-out gate capacitance. Interconnect capacitance, , is found by multiplying the average wirelength by the capacitance per unit length. From 2-D simulations that incorporate low-dielectrics (Table 2) , we find the capacitance per unit length to be dropping by about 15% per generation, or a scaling factor of 0.85. Gate capacitance can be evaluated by estimating that is shrinking by 0.8 per generation (from Table 1 ). We set interconnect capacitance to be twice as large as the fan-out capacitance based on 0.25-m calculations (FO ). Note that we are neglecting device junction and overlap capacitances in this analysis.
Normalizing CV/2I to 1 for the original process, the shrunken process yields a CV/2I value of 0.65. This represents a stage delay improvement of 35% from one generation to the next despite the smaller current drive.
Translating to clock frequencies, these results predict a 54% increase for a generic process shrink. This analysis brings up several important points. First, it seems possible to maintain rising performance levels while scaling channel widths even in the era of velocity saturation. Second, the voltage and current components of CV/2I cancel each other to some extent, leaving the bulk of the delay improvement to reduction of load capacitance. This is important because it highlights the most vital issues in DSM. In order to keep on pace with performance projections, wirelengths need to be reduced, low-dielectrics need to be introduced, and device capacitances need to drop. These are among the most important factors contributing to faster designs. Table 4 shows detailed results from this first-order analysis using actual scaling numbers taken from our strawman technology. Gate capacitance is determined using and a fan-out of 2. As mentioned in the previous discussion, the sharp decrease in load capacitance ( ) compensates for a slow rise in to yield overall speed improvements. A comparison is made to gate delay predictions in [27] , which uses 3-input NANDs and several empirical factors to account for device resistance and the use of dynamic logic. Our simple analysis gives very similar results regarding the scaling trends of gate delay in DSM.
3) Simulation Approach: The previous approach is useful in determining trends and important parameters in delay scaling. However, it makes several assumptions that we will now remove. For example, the analysis ignored the impact of global wires in clock cycle determination. Since designs are getting larger, global wires become longer, which means that they will necessarily take up an increasing portion of the clock cycle. In addition, wiring resistance was ignored due to the assumption that device resistance dominated. Also, only the gate oxide component of device capacitance was treated. In this section, we will look more closely at the factors involved in determining ASIC performance using simulation tools.
We begin by characterizing a small ASIC library for each process (0.25 through 0.1 m) consisting of 2-input NANDs with varying fan-outs. As mentioned earlier, BSIM3 device models are used in simulations. According to the procedure outlined in Section VI-A1, we determine , optimal device sizing ( in 2-input NANDs), and . After finding optimal device sizes at the 0.25-m generation, we use this ratio for all subsequent processes to allow for easier comparisons. Fig. 6 shows plots resulting from device sizing optimization for 0.25 and 0.1 m with a fan-out of 2. While the gate delay is constant throughout, the total stage delay decreases appreciably when increasing device sizes. In the limit, infinitely large devices will be unaffected by the presence of a relatively short wire, yielding a stage delay essentially equal to . We find that the optimal device size is around . At this size, interconnect represents 28% and 22% of the total delay at 0.25 and 0.1 m, respectively. The fact that interconnect delay is actually decreasing is somewhat surprising. The primary reasons behind this conclusion are the presence of shorter average wires and new materials. Previous studies reporting rises in interconnect delay have tended to focus on a fixed line length. Due to shrinking gate pitches, local wirelengths are expected to shrink with process scaling. As demonstrated in Table 4 , we forecast a decrease in average wiring capacitance by a factor of 12 from 0.25 to 0.05 m due to shorter lines and low-dielectrics. This point underlies our conclusion that interconnect delay will not dominate within 50K gate modules of future designs, and that a block-based microarchitecture is well suited to DSM design methodologies.
However, the scaling down of wirelength does not hold at the global level. In contrast, these signals must necessarily get longer in order to ensure connectivity in larger chips. Due to the use of functional clustering (keeping modules that need to communicate often near one another), extremely long global wires ( chip edge length) can be minimized and excluded from critical paths. Recent study has suggested that typical global wires might be closer to half the chip edge length [28] . We use this as an approximate starting point for a global wire in 0.25 m ( cm) and scale it up by 15% for each process shrink. Simulation results show that at a constant buffer width (fixed ), delay decreases from process to process mainly due to the drop in voltage swing. Low-dielectrics cancel out the 15% expected increase in wirelength so that delay varies roughly with according to CV/2I. Of course, this requires the use of larger drivers in each process (in terms of ), which can lead to power penalties. The available power and area budget needs to be weighted against the buffer requirements to meet timing constraints.
A comparison between the approaches in Sections VI-A2 and VI-A3 is deferred until the impact of noise on delay can be considered. We will also extend our model from the delay of a single stage to the delay of an entire critical path.
B. Noise
The impact of noise on system performance was described qualitatively in Section III-B2. In this part of the analysis, we modify the results of Section VI-A3 to include dynamic delay effects and also discuss the impact of crosstalk noise on DSM designs. The general result of dynamic delay is increased stage delays due to higher effective capacitance and larger power dissipation due to bigger drivers. Also, the portion of total delay attributable to interconnect is increased. Signal integrity is viewed as a reliability problem. It places limitations on the routability of signals on lower level, minimum-pitch wiring. Increasing wiring pitch to accommodate crosstalk reduces layout densities, which is a problem in wire-limited designs.
1) Critical Path:
We begin by creating a generic critical path model that will allow us to track ASIC clock frequencies through scaling. From empirical design data, we have determined that in 0.35-m ASIC designs a critical path typically consists of about 14 stages. While we use a 2-input NAND as the gate type for each stage, we allow for different fan-out conditions, which are determined from fan-out distributions of the design data. Our model is broken down into blocks of 8, 3, 2, and 1 stages with fan-outs of 1, 2, 3, and 4, respectively. In addition, we include a global wire routed on the top metal layer, which is buffered to reduce delay. Dynamic delay effects are not considered on the global wire and a fixed buffer size is assumed throughout scaling. 3 Finally, very conservatively, 10% timing overhead is allotted for the critical path due to clock skew, process variation (both device and interconnect), and other unmodeled phenomenon. This modeled critical path closely reflects the characteristics of a typical path in a design.
2) Results: The noise analysis uses worst case neighboring wire switching activity to determine new delay values. We model the worst case by having two adjacent wires simultaneously switch in the opposite direction as the victim line. Since there is no wiring component to , the intrinsic gate delay will remain the same. However, as anticipated the larger effective coupling capacitance due to Miller effect results in larger values. Results are shown in Fig. 7 , which illustrates the relationship between gate delay and stage delay for various processes. Clearly the presence of dynamic delay increases the portion of total delay attributable to interconnect. However, we still foresee a drop in the ratio of interconnect delay to total delay even considering noise effects. For example, considering noise effects comprises 35% of the total delay at 0.25 m but only 27% at 0.1 m. These values are far from the 80% forecasts commonly reported and reflect the impact of shrinking average wirelengths on a chip. In general, worst case dynamic delay yields approximately an 80% increase in . This number corresponds very closely with the contribution of coupling capacitance to total line capacitance, which is about 75% throughout scaling. To compensate for the larger effective capacitance the optimal driver size is increased. These larger devices contribute to enhanced power dissipation and may also reduce layout density if drivers are made large enough. For a fixed optimal device size of , we incorporate the new delay numbers into the critical path model to determine expected ASIC clock frequencies in DSM. Global wire delay is taken from simulations with a two-stage buffering system and a fixed stage width of 100 m. Results are presented in Table 5 and demonstrate similar trends as [1] , [13] with a 100-150-MHz performance increase. Isolating the logic delay component of the critical path, we compare its evolution normalized to 0.25 m with results from Table 4 . We find that the inverse of logic delay scales as 1.5, 1.94, and 2.63 here compared to the analytical results of 1.61, 2.18, and 3.07. The discrepancies are due mainly to the inclusion of junction and overlap capacitances as well as dynamic delay effects.
3) Crosstalk: Crosstalk noise, or signal integrity, can be considered a reliability issue. Problems caused by crosstalk include functional errors due to false switching and enhanced device stress when bootstrapping occurs ( ). Crosstalk is of the utmost concern when it can result in functional errors, such as in dynamic logic families such as domino [29] or in analog circuits. As a reliability problem, the most straightforward way to deal with signal integrity is the generation of accurate design rules. For instance, bounds may be set on the amount of tolerable crosstalk noise (e.g., 20% of ). From this constraint, analytical models [30] can be used to define a critical line length for different metal layers and driver scenarios. This parameter, , is then compared to , which is defined as the maximum line length that can be used on a given metal layer before buffering becomes beneficial [31] . We have found Table 5 ASIC Performance Predictions Including Dynamic Delay Effects that for typical driver conditions, crosstalk is a more severe restriction on routing in lower level metals than delay (i.e.,
). In addition, is also typically smaller than the dimensions of a 50K gate module within which it is desirable to connect the majority of gates with metals 1 and 2. These findings indicate that noise can be a limiting factor in routing at the lower metal layers, which may lead to a loss in routing density due to possible increases in pitch, shielding wires, or the need to route in higher layers.
C. Power
1) Importance of Power: Low-power designs, especially microprocessors, have received a large amount of attention recently as portable and wireless applications gain marketshare. Also, even in the highest performance designs power has become an issue since the extremely high frequencies being attained (now exceeding 1 GHz) can easily lead to power dissipation in the many tens of watts. Dissipation of this amount of power requires heat sinks, resulting in higher costs and potential reliability problems. In this section, we discuss the reasons why power has become a significant issue and describe the three types of power consumption and how they can be expected to scale with CMOS processes.
In high-performance ASICs, there are three main reasons why power dissipation is rising. First, the presence of larger numbers of devices and wires integrated on a larger chip results in an overall increase in the total capacitance found on a design. Second, the drive for higher performance leads to increasing clock frequencies and dynamic power is directly proportional to the rate of charging capacitances (in other words, the clock frequency). Finally, the use of scaled voltages to improve reliability, decrease delay, and ironically, drop power consumption, leads to an increase in leakage current. While decreasing supply voltages does result in significant power savings overall, the static, or standby, current increases, which can be detrimental to low-activity designs that require very little standby power consumption. An excellent overview of power issues in large-scale CMOS circuits is given in [32] along with a discussion of power modeling techniques in [33] .
2) Dynamic Power: Dynamic power consumption occurs as a result of charging capacitive loads at the output of gates. These capacitive loads are in the form of wiring capacitance, junction capacitance, and the input (gate) capacitance of fan-out gates. The expression for dynamic power was given previously and trends for several of the variables have already been discussed. Switching activity is a difficult parameter to estimate although it can frequently be approximated in the 0.1-0.2 range with reasonable accuracy.
In order to determine the impact of CMOS scaling on dynamic power consumption, we develop a simplified model of a 50K gate module that may exist in future SoCs. Given such information as packing density (devices/cm ), wiring pitches, average device size (taken from Section VI-B2), and routing density (metal occupancy), we calculate the dynamic power density through process scaling [1] , [13] . We do this by first estimating the size of a module, then calculating the interconnect and device components of the total capacitance. Fig. 8 summarizes the results and shows that dynamic power density is not increasing appreciably despite the rise in clock frequency. This analysis implies that dynamic power dissipation will increase approximately proportionally to the chip area. It should be noted that power dissipation in the clock network, off-chip drivers, and memory blocks are excluded from this analysis of a simple standard cell module. For larger block sizes (up to 200K gates), our analysis indicates that larger drivers are required, contributing to higher power densities. For instance, we expect up to a 50% rise in power density for a block-based design methodology using 200K gate modules for equivalent performance to 50K gates.
3) Static Power: The dominance of CMOS in modern circuit design is due in large part to its lack of static power consumption. This perceived benefit is becoming more suspect as voltages are scaled in order to limit dynamic power. Ideally, when the gate voltage of a MOSFET is below there is negligible conduction. However, a small amount of leakage current flows at these conditions due to the inability of the gate to completely turn off the conducting channel. A good approximation of the amount of static current is given by ( C) [9] :
It is seen that leakage current is an exponential function of threshold voltage. The need for scaling to maintain current drive has been discussed and results in a marked rise in leakage current as we move into DSM. Leakage currents Table 6 Scaling of Static Power Consumption Within a 50K Gate Module in the range of nA/ m become serious when considering the large integration levels in ULSI. Static power consumption is given by . Table 6 calculates the leakage power density for a 50K gate module. There is a 2500 increase from 0.25 to 0.1 m, demonstrating that leakage power is becoming a larger component of total power consumption that should not be ignored. The rapid rise in calls for the use of multiple-processes or novel circuit techniques to limit standby power consumption. Finally, the exponential relationship between static power and is important since variation in can be significant. Devices exhibiting s at the lower tolerance limit of a process will exhibit considerably more leakage current than a nominal device. In the same manner, static current is strongly dependent on temperature, with high operating temperatures resulting in significantly worsened MOSFET subthreshold characteristics. Poor control of either or operating temperature may lead to wild fluctuations in static power consumption.
4) Short-Circuit Power:
The final component of power dissipation is short-circuit power. Finite rise and fall times at the input of gates mean that both the pull-up and pull-down networks of a CMOS gate are conducting simultaneously for a short period of time. During this time, current is flowing between and ground, resulting in short-circuit power dissipation. Research in this area has demonstrated that well-designed circuits exhibit short-circuit power that is less than 20% of the dynamic component, with 5%-10% a more typical value [34] . Well-designed circuits strive to maintain reasonable input and output rise times so that short-circuit current cannot flow for an appreciable amount of time. In summary, short-circuit power dissipation is a manageable portion of the total power budget and can be approximated as 10% of the dynamic power consumption.
VII. MICROARCHITECTURAL IMPLICATIONS
Logical hierarchy in an integrated circuit design is the hierarchy associated with the logical function of the circuit. Physical hierarchy is the hierarchy associated with the physical floorplan and layout of the circuit. In high-performance integrated circuit design, it is common for the logical hierarchy to be nearly identical with the physical hierarchy. This allows for large elements of a design to be designed independently both functionally and physically.
In response to our analysis above, we have proposed the use of a block-based hierarchical design style that limits physical block sizes to 50K-100K gates. The natural implication of this for IC microarchitecture is that the microarchitecture of the circuit be decomposed into blocks of 50K-100K gates. It is natural to ask: is this realistic? A
The largest ASICs manufactured today are entire systems-on-a-chip. These SoCs typically consist of a number of intellectual-property (IP) blocks connected by means of standard on-chip buses. The IP blocks can largely be broken into two categories: high-complexity blocks such as microprocessor cores or MPEG decompression units and lower complexity blocks such as peripheral units. We contend that most of even the high-complexity IP blocks will fit within 100K gates. For example, a 32-bit RISC microprocessor core contains approximately 50K gates (not including memory arrays), while a 24-bit DSP has 45K-50K gates and MPEG audio/video cores range from 60K-135K gates [35] . In other words, a design reuse methodology based on IP blocks is very suitable to our modular design style.
In summary, it appears that a hierarchical design approach in which designs are decomposed into 50K-100K gate blocks is suitable for the microarchitectures of both high-end microprocessors and high-end SoCs. In fact, it appears that such a methodology is already in use, at least for leading-edge designs. The next natural question is: how will these blocks be interconnected in the microarchitectures of future SoCs in small process geometries? To address this issue, we must look beyond the module boundaries and consider global interconnect issues.
VIII. GLOBAL WIRING ISSUES
To this point, we have presented an alternative analysis of DSM effects and analyzed how they are likely to impact future design methodologies. We proposed a new DSM design methodology based on the use of 50K-100K gate modules as primitive building blocks. Global wiring was included in the critical path delay analysis of Section VI by approximating a typical global wirelength (1 cm in 0.25 m, scaled by 15%/generation) and optimally buffering it with respect to delay. However, a more detailed analysis is necessary since there are a host of global interconnect problems that were not sufficiently addressed there. To motivate this analysis, we begin by noting that semiconductor processing is advancing at such a rate as to enable the integration of hundreds and even thousands of 50K-100K gate blocks at sub-0.1-m process geometries. Block-level placement and routing of thousands of such modules under global timing, power, noise, and area constraints will be the major design challenge of DSM (see Fig. 9 ).
The remainder of this work seeks to analyze and quantify the global impact of interconnect on future high-performance designs using the microarchitecture discussed above. Specifically, we shift our focus to microprocessors as these designs achieve the highest performance and will meet the limitations of global interconnect first. The main question to be answered is whether or not the new design methodology of this paper will create insurmountable problems in global routing. Other key questions concerning global interconnect to be examined include:
• Over what sized region will we be able to propagate a high-speed signal ( 1 GHz) across chip in a single clock cycle? • How will this change in die sizes up to 750 mm ?
• Can a high-speed clock be distributed reliably across a chip in light of increasing die sizes and process variation? • Does noise at the global level pose a significant signal reliability concern? • Will inductance result in severely degraded signal integrity? Each of these topics will be discussed in detail, beginning with primary delay issues such as signal time-of-flight and scaling of global wires. Providing a comprehensive solution involves orchestration of a number of existing methodologies and technologies: unscaled global wires, flip-chip packaging, shield wires, etc. To demonstrate, a representative back-end process for 0.05-m microprocessors is suggested.
IX. PRIMARY DELAY ISSUES
The foremost problem posed by long interconnect in DSM is that of the reverse scaling properties exhibited by wiring. This well-documented phenomenon implies that continual scaling (i.e., shrinking) of global interconnect, in conjunction with rising die sizes, will soon limit the attainable clock frequencies in a microprocessor. For instance, beginning with the 0.18-m technology generation, [1] predicts a divergence of global and local clock frequencies due to the impact of global interconnect. In this section, we look at the concepts of signal time-of-flight and global conductor dimensions and the constraints they place on global communication.
A. Time-of-Flight
Larger die sizes and higher clock frequencies predicted in [1] imply that time-of-flight may become a limiting upper bound on speed. The time-of-flight (TOF) for a signal in a homogenous medium is given by (2) Here, is the dielectric constant of the medium ( 4.0 for SiO ). For example, a 750-mm die, as predicted for the 0.05-m technology generation [13] , cannot support a global clock frequency greater than 5.48 GHz using Manhattan routing techniques. 4 This value is an upper bound since it uses air as a dielectric ( ) and the entire clock cycle to traverse the longest potential path. A more realistic value would allot 80% of the clock cycle to this path and use a dielectric constant of 1.5, resulting in a maximum global clock speed of 3.58 GHz. This speed is near the projected global frequency of 3 GHz, but it is more interesting to look at the impact of TOF on locally clocked (isochronous) regions.
Due to TOF restrictions alone, an entire 750 mm die is not reachable in a single clock period for frequencies in the range of 10 GHz (Fig. 10) . Due to advances in processing, this clock speed will be realizable as approximately the delay through ten loaded stages in a 0.05-m process. Assuming this divergence of clock speeds, TOF limitations on signal propagation do not play the major role in CMOS designs down to 0.05 m; other effects such as RC delay, inductance, and reliable clock distribution will be more limiting factors. Fig. 10 reinforces this point by illustrating the relationship between TOF delays and die size. It is also interesting to note that the implementation of new low-dielectric materials tends to offset the larger die size to provide a fairly constant maximum signal TOF for each technology generation. For instance, we expect a pathological corner-to-corner signal to have a time-of-flight of 220 ps regardless of technology node. Although this value does not increase due to the use of low-materials, even a constant value will eventually render TOF issues important for global signaling. However, at 0.05 m, this effect is still not dominant given a microarchitecture with multiple clock speeds.
B. Scaled Global Wiring
The current wiring paradigm calls for shrinking metal pitches at each generation in order to maintain sufficient routing densities. This is appropriate at the local level where wirelengths also decrease with scaling due to smaller gate sizes. In addition, this paradigm has worked at the global level before the DSM regime since RC delays of even global wires were insignificant compared to gate delays and clock cycle times. However, shrinking clock periods and transistor delays puts the current wiring scheme in danger. To examine more closely, a nominal global wiring pitch of 2 m is used as a point of reference at 0.25 m. For each successive technology shrink, the global wiring pitch is reduced by a factor of 0.75. This leads to a final wiring pitch at 0.05 m of 0.48 m. Aspect ratio is held at 1.5 for all technologies, which is in keeping with published reports by leading manufacturers [36] . 5 ward more compact dies (500 mm at 0.03-0.05 m) that further limit the impact of time-of-flight effects. 5 Global aspect ratio may be slowly increasing, which would yield better RC characteristics and somewhat worsened noise than our analysis suggests. With these wiring pitches, we examine critical line lengths and optimal buffer sizes. Critical line length is a concept based on the fact that there is a maximum wirelength for each metal level-wirelengths longer than this should be broken up using repeaters [31] . Since the pathological corner-tocorner wirelength will always be much longer than this critical line length ( ), we can use these two values to determine the number of repeaters needed to drive such a wire. Results are included in Table 7 . Given this information, we now calculate the minimum delay for a pathological wire using repeaters and scaled global wire dimensions. Fig. 11 compares this minimum delay for two wire widths to the global cycle time supplied in [1] . We see that beyond a certain point the delay actually increases since the wire RC product is rising at the same time that the line length is increasing. Clearly, the scaling of global conductors is not compatible with the expected rise in global clock speeds. This trend has been identified by industry; IBM's 0.18-m generation uses a larger global metal pitch than the previous generation. Fig. 12 explores the power ramifications of using scaled global wires: drops quickly due to rising line resistance, resulting in huge amounts of repeaters. At 0.05 m, this wiring paradigm will consume 40% of the projected total power just for global interconnect distribution (repeaters wires) while yielding severely degraded performance.
To help integrate power considerations, a modification is made to Bakoglu's optimal buffer sizing expression [4] to provide an area-optimal buffer size. By multiplying a weighted area function ( , where is the device Fig. 11 . Delays for corner-to-corner wires compared to global clock cycle from [2] . Scaled global wiring is used. width) by the delay ( ), we obtain a new objective function. Since optimization of delay alone usually results in overly large buffers with high power requirements, we have used the weighted area function to power and delay concerns. The product of and is then differentiated and the minimum value is found at:
This expression gives a smaller value of than the original formulation in [4] ; the delay is consequently higher but the area and power savings are considerable. At line lengths that approach , this formula gives areas that are typically 50% to 65% smaller than [4] . The delay penalty remains under 20% until the line length is about 1/4 of , at which point the delay is not substantial (Fig. 13) . At , the typical delay penalty is 11%. As a simpler approximation to (3), we have found that at the is 50.8% of from [4] or simply 1/2. 
C. Fat Wiring 1) Performance Analysis:
The use of fat, or unscaled, wires at the global metal levels was first suggested in [5] . Unscaled wiring has the benefit of a fixed low RC delay at the expense of fewer available routing tracks. In this work, we present a more comprehensive analysis of the performance and routing impact of using such fat wires. Let us first examine the performance aspect of fat wires. Fat wires in this work have a pitch of 2 m and a thickness of 1.5 m. The resistance of a cladded copper wire at these dimensions is 147 /cm. Capacitance varies from approximately 2 pF/cm to 0.75 pF/cm in 0.05-m technology. Fig. 14 explores the maximum reachable distance, , for a minimum-pitch fat wire at each generation of interest.
is defined as the distance that can be traveled in 80% of the global clock cycle predicted in [1] and is found using analytical delay expressions [37] . This is compared to the pathological corner-to-corner wirelength,
. ITRS values for die size are used in the expectation that they will present an upper bound on chip area according to current design trends. We see that, even with fat wires, corner-to-corner wirelengths cannot be accommodated past 0.18 m. However, the situation is not as bad as it appears. Based on empirical data and global wirelength models [28] , [38] we project that the percentage of global wires with lengths is very small, under 2% throughout. Proper floorplanning may be able to further limit these wires. In addition, when using larger than minimum linewidths, increases such that, even at 0.05 m, it exceeds . Thus, for very long wires (a very small portion of the total global picture), wiresizing techniques can be used to maintain acceptable performance at the penalty of increased power. Table 8 demonstrates the effectiveness of wiresizing at 0.05 m with calculated as in [31] . By doubling the linewidth from the minimum, rises by 26%, which translates directly to since repeaters reduce delay dependency to linear. Two scenarios are shown: 1) spacing is kept at minimum and 2) spacing is equal to linewidth. The second case has severe routing resource penalties with little performance gains. Fig. 15 revisits the power issue using fat wires and repeaters with calculations based on [28] , [39] . We find that power is actually slightly decreased from the alternative scenario using scaled wires. Furthermore, ITRS global clock frequencies can be met throughout the roadmap using fat wires. Also, the use of area-optimal repeaters rather than delay-optimal (80% area-optimal, corresponding to less critical paths) reduces global interconnect power consumption significantly, by 30% at 0.05-m technology.
2) Routing Resources: This section assesses the impact of fat wiring on routing resources by examining several factors that limit IC routing capacity including power distribution, via blockage, and clock routing. In the discussion, we will focus on the logic portion of a design as the wiring requirements for memory are generally much lower than that for logic.
The power distribution network uses significant routing resources, especially at the top layers. In this work, power grid dimensions are found by limiting the peak IR voltage drop to under 4% of . Analytical expressions are derived [40] to describe the IR drop of an arbitrary layer as a function of metal linewidth. When reliability constraints are met, the percentage of routing resources used is calculated for each metal layer.
It has been estimated empirically that for metal layers with equivalent pitches, an upper layer blocks 12%-15% of an underlying layer due to its need to connect to the substrate using vias [5] . 6 However, when larger metal pitches are used on higher levels, the amount of blockage is reduced by using fixed-size (or nearly fixed-size) vias. The relationship between via blockage and metal pitch is linear in this case. With a multilevel interconnect system, vias connecting the top layer to the substrate necessarily block all underlying levels. Thus, metal one is blocked by all subsequent layers, resulting in a sizable loss in its routing capacity. Fortunately, upper layers have significantly larger pitches than bottom levels, reducing the via penalties associated with multilevel interconnect.
Clock distribution also serves to reduce available signal routing resources. Due to the regularity of H-tree structures, the total wiring required for such a network can be found fairly accurately. Given the number of clusters in the H-tree (see Section XII), the total wirelength is given by a simple analytical expression in terms of the chip-side length. Additional "within-cluster" routing is approximated using a heuristic that allocates wires from the central driver to the perimeter of the cluster in all directions [39] .
Routing tools cannot fully utilize all the available routing resources for a given design. This is mainly due to the algorithms used within the routing tools. This effect is modeled by first calculating the available routing resources after clock routing, power/ground routing, and via blockages. At this point, the routing area is multiplied by a routing efficiency factor to give the estimated available routing resources. This routing efficiency factor is set at 0.5, which is based on discussions with industry CAD engineers.
Based on the above models, the wirability of a generic 0.05-m microprocessor has been studied to determine the feasibility of the fat wiring scheme. Global wires are defined as any wires leaving a 50K gate module. We further classify these global wires into semiglobal and global. Wires that leave an isochronous (locally clocked) region are termed global wires as they will run at the slower global clock frequency and are routed on fat wiring levels. Wires that leave modules but not their isochronous regions are termed semiglobal and are routed on semiglobal wiring, which is not considered to be fat wires (i.e., they scale from process to process). This routing hierarchy is discussed further in the next section. Routing resources for both semiglobal and global wiring is considered.
There are found to be 100 isochronous regions, each of which contains 35 modules of 50K gates each. This design corresponds to a 50% logic (device count) microprocessor where 67% of the chip area is used for logic. Designs with extensive memory (75% or more) are more likely and will be more easily wirable.
We assume that semiglobal routing will use dimensions that are 3 the minimum allowable. For 0.05 m, this corresponds to a contacted pitch of 0.45 m. Aspect ratio is set at two to compromise between resistance and noise effects [16] . Using Rent's rule-based models [42] , an average intra-isochronous wirelength of 1.15 mm is found for fan-out of two. While this value may seem small, it is actually greater than 50% of the isochronous region side-length. With an expected average wiring pitch of (conservatively allowing for wiresizing), the total required semiglobal routing resources for each isochronous region is 3.32 mm .
Available routing is now determined, starting with two levels of semiglobal wires. If the requirements exceed capacity, a third semiglobal level will be required. Via blockage depends on upper layers that have not yet been assigned-we use final results of fat wiring optimization to yield accurate results. Via blockage for the uppermost layer is 16% and for the underlying layer, 29%. Minimum-pitch wiring is found to be acceptable for power distribution with wiring usage of less than 2%. Clock distribution is performed on fat wiring layers so its impact on semiglobal resources is neglected. With a routing efficiency of 0.5 we find these two layers to provide 3.84 mm of routing, which is greater than the requirements. Note, however, that significant wiresizing such that the average pitch exceeds would yield an unwirable design. Let us now examine global routing. Using the same approach as before (where the global Rent's exponent is slightly smaller due to floorplanning emphasis and potential delay penalties associated with global routing), the average wirelength is calculated to be 7.84 mm (with fan-out of 2). There will be nets with much longer lengths than this, however many signals will only need to travel from one isochronous region to its nearest neighbor. The length of such a net will be in the range of 2-3 mm. Therefore, this wirelength is a conservative intermediate value between relatively rare pathological lines and more typical shorter global wires. Routing requirements are determined with an average wiring pitch of . We use a wider average pitch here than in the semiglobal case because we anticipate the use of shielding wires in order to deal with inductance. This will limit routing density and serve to increase the effective wiring pitch somewhat. Recall that very few ( 2%) fat wires will require wiresizing to achieve delay targets.
At this point, we forecast the need for two classes of fat wires. The extreme wires ( ) require very fat wiring tracks. However, the shorter global wires also discussed will only waste routing resources if they are routed at these fat levels. So, we allow for the classification of global wires between "shorter" global wires and "extreme" global wires. The former will have greater numbers but shorter average lengths whereas the latter will be very few in absolute numbers but their length and performance impact is significant. Given ITRS expectations for nine to ten metal layers at 0.05 m, four to five layers remain for global usage (three for local and two for semiglobal). Using the more aggressive number, we further break this into two fat layers and two layers that will have 1/2 the pitch and thickness of the fat layers. Using m, we find the routing requirements to be 656.5 mm by approximating that 2/3 of the wires will be routed on the lower global layers since their capacity is doubled.
Our analysis indicates that vias block 15% of metal 8, 14% of metal 7, and 27% of metal 6 routing tracks in this wiring scheme. Power and ground distribution accounts for 5% on the top level (flip-chip is used with 10-mV voltage drop) and 2% on subsequent layers. Clock distribution (both local and global) is found to consume 5% of routing area on the top two levels (we assume that, in order to limit process variation, a shielding plate is used underneath the top level distribution) and negligible amounts of the other global layers. Summing these contributions, we find a total available routing area of 806 mm . This system is therefore wirable, even in the presence of anticipated shield wires.
This analysis indicates that by adding global wiring layers during each generation (while remaining within the bounds of ITRS expected metal layers), large-scale microprocessors remain wirable at 0.05 m ( 1 billion transistors). For instance, six of the nine metallization levels at this process technology should be used solely for global routing, where global routing is defined as routing among 50K gate modules.
X. ROUTING HIERARCHY
Our results indicate that due to global RC delays as well as time-of-flight considerations, the global clock will necessarily be slower than the achievable local clock frequency. Early examples of such a microarchitecture are beginning to appear in the most advanced microprocessors being developed today (1.5 GHz); speed sensitive functions (e.g., integer execution units) may use a higher frequency clock than other modules. We expect this 2-clock architecture to fully evolve around the 0.13-or 0.1-m generation, which is one to two generations later than predicted in [1] . The local clock speed will be set roughly by the delay time through ten loaded gates (approximately 10 GHz at 0.05 m). This will continue to rise as long as faster devices can be made. However, the global clock speed will be determined by the propagation delay of the longest global interconnect. Alternatively, global signals can be divided into a number of clock periods by the insertion of latches along the repeater path. In any case, it is clearly in the best interests of the designer to keep the global clock as fast as possible (or as close to the local clock as possible) in order to reduce latency that will be associated with global accesses. The problem of increasing the global clock speed becomes equivalent to reducing the length of the longest global interconnect. Thus, timing-driven floorplanning will be key in that reducing the pathological wirelength from to will effectively double the global clock speed (since repeaters reduce the delay problem to a linear one).
Furthermore, with the use of fat wiring on global metallization layers, we demonstrate that cross-chip global wires will not require ten or 20 clock cycles for propagation at 0.1 m as described elsewhere. In fact, we expect that global clock speeds will be kept within a factor of 4 of the local clocks to at least 0.05 m. This implies that fewer than four local (fast) clock cycles will be needed to cross the chip using dedicated global wiring. As mentioned above, this relatively low latency can be achieved by dividing long global signal paths using latches or by using a separate global clock. The former may reduce some overhead incurred when introducing a separate clock but the power implications of each approach are not clear. In either case, fat or slowly scaled global wiring is the key to attaining low latency global signaling.
What is the size of a locally clocked, or isochronous region at 0.05 m? This question can be answered by determining how far we can transmit a signal within a single local clock cycle. Using the top-level fat wiring ( m) we find that, in 80% of the 10-GHz local clock cycle, is about 14 mm. This value corresponds to 16 isochronous regions with an area of 47 mm each. However, a different approach could be used to determine isochronous region size. Using lower levels of metal (not fat wiring), we will obtain a smaller value of , leading to more isochronous regions. The advantage here is the exclusion of fat wiring from being used inside of these locally clocked zones, freeing up more routing tracks for longer global wiring.
This point forms the basis for a new wiring hierarchy that complements the envisioned DSM microarchitecture. The microarchitecture at 0.1 m and beyond consists of three levels-the global level, the isochronous level, and the module level. The optimal wiring hierarchy used to interconnect these designs also consists of three levels-global routing (connecting elements at global clock frequency), semiglobal routing (connecting modules within isochronous regions), and local routing (connecting gates within mod- Table 9 Back-End Process Parameters for a 0.05-m Microprocessor Using the Proposed Wiring Hierarchy ules). In this manner, each level of the wiring hierarchy has a dedicated purpose; to provide connectivity for its corresponding level of the microarchitecture. Fig. 16 and Table 9 further explain this new wiring hierarchy. Having outlined our general approach to managing global interconnect, we now consider a number of particular factors that might inhibit global wiring performance in deep submicrometer.
XI. INDUCTANCE
Inductive effects are expected to become more significant in future DSM designs since signal bandwidth is increasing as on-chip rise times decrease. A good definition for signal bandwidth is given by , which corresponds to a cutoff frequency at the 3-dB points [43] . For instance, a 1-GHz signal with 100-ps rise/fall times has a bandwidth of 3.5 GHz, which is significantly greater than the operating frequency.
If the product of inductance and angular frequency ( ) is comparable to the line resistance, a first-order statement that inductive effects are important can be made. More accurately, expressions from [44] can be used to define a range of line lengths at which inductance should be considered. 7 We have examined each technology generation to determine the relevant wirelengths with regard to inductance. Fig. 17 examines the relationship between the intervals found and the critical line lengths for 0.05 m. Fat wiring is used at . Wider wires have also been studied; their smaller resistance and larger capacitance make the range of significant wirelengths much greater. In Fig. 17 , the spacing to ground is varied-inductance is a weak function of conductor geometry but a strong function of the distance to the current return path. Large inductive loops are created when the return path is far away whereas inductance can be limited by routing nearby ground lines to provide a stable current return path. This figure shows the importance of having a nearby current return path that can be accomplished by using shield wires as demonstrated in Fig. 18 . It was shown in [45] that the use of interdigitated shield wires is normally a more effective approach to limiting inductance than the sandwiched ground plane approach taken in some commercial microprocessors [46] . Our results indicate that the range of inductive effects expands for scaled processes to include more and more of the useful wirelength spectrum for a design. Extensive use of shield wires will drastically reduce routing density, further emphasizing the need for added global metallization levels.
The most significant inductive effect on signal wiring may be in the form of mutual inductive coupling. The impact of shield wires on reducing inductive coupling noise is not clear. The nonlocality of inductive coupling makes analysis a much more difficult problem than capacitive coupling since the number of potential aggressors is substantially larger.
XII. CLOCK DISTRIBUTION
Another major issue concerning chip-level interconnect is that of clock distribution. As the clock cycle shrinks, we see a corresponding drop in allowable clock skew. However, rising die sizes mean that a larger overall clock distribution network must be provided. These two points lead to a fine-grain clock network in which the growing network is made up of increasing numbers of shrinking components. In this section, we apply the well-established buffered H-tree to future designs to determine if it can continue to provide low-skew, high-speed clock distribution. Modified H-tree designs that take into account nonuniform clock sinks by modifying line lengths and driver strengths are directly extendable from this analysis.
Concentrating on local skew, we use BACPAC to find the required size of an H-tree for a 0.05-m design. For a local clock cycle of 100 ps, we allot 5% of this to local skew and 5% to global skew. Modeling of global clock skew is complex since it requires an estimation of process variation at all intermediate levels of the H-tree. On the other hand, local skew is determined mainly by the size of a cluster (smallest component of an H-tree) and localized process variation at the last level of buffering.
Using this approach at 0.05 m, an appropriate H-tree contains 4096 clusters and yields local skew of 1 ps, or 10% of a loaded gate delay. We assume 10% variation in relevant performance parameters such as interconnect and gate capacitances and drive current. Each cluster has a size of 0.183 mm and contains one or two 50K gate modules. This clock tree corresponds to the local clock distribution-the global clock must also be distributed over the entire die. While a clock tree containing 4096 clusters seems complex, the buffered H-tree structure has significant advantages that may allow it to continue as the clock network of choice in DSM SoCs. It does not use large amounts of wiring, has relatively low power consumption (compared to grid-based networks), and CAD tools exist to exploit the regularity of its structure in the design phase.
Global skew may be the most important component of skew due to the large die sizes expected in the future. If global clock skew becomes a bottleneck in chip design, new design styles must be looked at. Currently a potentially exciting new area of research lies in moving the clock distribution network from on-chip to the package level (see Fig. 19 ) [47] . Specifically, the use of flip-chip packaging allows for easy signal distribution since connection can be made anywhere on the die as opposed to only the periphery [48] . Also, flip-chip packaging has low parasitics (inductance, capacitance) so that the package-to-chip connection is relatively clean. In general, package-level RC parameters are three to four orders of magnitude smaller than those found in on-chip applications, allowing for easy transmission of digital waveforms over a large area (e.g., 750 mm ) with little attentuation. Using this technique, global clock skew can be minimized while local clock skew constraints can be relaxed, allowing for larger clusters within a clock tree.
XIII. NOISE
The issues of noise and crosstalk noise are significant in that, given current design techniques, both issues are expected to become more problematic. Flip-chip packaging presents itself as a partial solution to noise since flip-chip has very low inductive parasitics compared to conventional wirebonding. Crosstalk noise and dynamic delay are also important due to the dominance of coupling capacitance over ground capacitance. Based on the interconnect scaling scenario presented here (aspect ratio of 1.5 for global lines, unscaled minimum pitch) and the analytical crosstalk model of [30] , we have found that crosstalk at the global level will not be as significant as the local level due to the relatively large spacings and use of large repeaters-their capacitance will dampen the effects of coupling capacitance. For instance, the maximum line length of has a crosstalk voltage of 80 mV at 0.05 m using area-optimal repeaters. This corresponds to 13% of the supply voltage, which is not overly high. Values over 20% are usually considered problematic [16] . However, the use of scaled global wires will lead to much larger values of crosstalk since will be decreased. Dynamic delay on critical timing paths will need to be limited by the use of shield wires, which are also helpful in reducing inductive effects. It is very unlikely, however, that a long net will have two neighbors for its entire run and these signals will switch simultaneously. Efficient screening tools and intelligent routers will be useful in assessing the noise susceptibility of global nets. Even in the worst case scenario, we expect only a 30% rise in delay for an optimally driven line of length . Nonetheless, 30% delay variation is unacceptable on critical timing paths, hence the rising need for shield wires.
XIV. POWER DISTRIBUTION
Voltage drop in the power distribution networks of largescale designs is a function of the instantaneous current being drawn from the supply as well as the distribution network resistance. Significant IR drops (e.g., 5% of ) lead to delay variation and reduced noise margins. With rising power consumption yet dropping values, the supply current in future microprocessors will increase quickly. Larger wires are needed in order to limit IR drops, which negatively impacts global routing. In this section, we compare two packaging technologies to help determine if dc voltage loss problems can be managed in DSM.
Power and ground on a chip are normally distributed using a grid of metal lines on each layer of metal with connections when equipotential lines cross each other. The power grid model we use is adapted from [49] and described in more detail in [40] . The maximum IR drop is calculated for each metal layer and then summed to obtain the total drop from the pads to the silicon level. Our hierarchy consists of a pair of lines ( and ground) running parallel at minimum spacing. The distance between lines of the same potential on a given layer is called the grid pitch. For each grid pitch, there are two lines running the full chip length. We concentrate on the top layer of metal since the majority of the total voltage drop, , occurs there. Conventional wirebonding constrains power pads to be located at the chip periphery, creating very long lines from the supplies to the middle of the die. Thus, wirebonding results in very wide power distribution lines on the top metal layer hampering the routing of other signals such as clock or global buses. Imagine a gate in the center of the die. The resistive path from the pad to this gate will be at least in length. Flip-chip technology allows for /GND to be distributed anywhere on the die using solder bumps. If and ground bumps alternate, then the effective distance between power connections to the grid becomes , where is the bump pad pitch. The effective length of the worst case resistive path from pad to underlying level has therefore been decreased from to . This reduction corresponds to at least a 50 change, which can be directly translated to narrower wires and lower voltage drops.
XV. SoC GLOBAL ISSUES
To this point, we have focused on global issues in high-speed microprocessors as they have the largest die sizes and highest performance of all large-scale IC applications. However, the growing ASIC market is pushing for more advanced technologies and system-on-a-chip architectures. For this reason, it is interesting to look at the global wiring paradigm we have described in the context of SoCs. The major differences between SoCs and microprocessors in terms of global interconnect are that SoCs typically have smaller die sizes and lower performance. These points make the communication requirements much less stringent for SoCs. For instance, time-of-flight is not a concern in SoCs as traversing the die sizes of interest (on the order of several hundred mm ) will not consume an appreciable portion of a relatively long ( 2 GHz) clock cycle. Fat wiring is required in microprocessors due to very long global wires and quickly shrinking cycle times. However, with reduced die sizes in SoCs (and consequently reduced global wirelengths) global wiring may be scalable to the 0.1-m generation or even beyond. As we have seen, the use of fat wiring also reduces the impact of noise since line spacing is unscaled. SoCs may have larger signal integrity problems if scaled global wiring is used in which case sophisticated wiresizing techniques or shield wires may be required. The inductance problem in DSM SoCs is significantly less than that in microprocessors for two reasons. First of all, the need for wide and fast buses is somewhat reduced in SoC designs and it is these structures that are most susceptible to inductive phenomenon. Secondly, if scaled global conductors are used due to relaxed timing requirements, the resistive component of the wires will serve to dampen the inductive effects.
Regarding packaging, SoC vendors may prefer to keep the packaging of their parts very simple, and as a result may not choose the flip-chip global clock distribution. However, the lower clock speeds will, in general, result in little or no divergence of global and local clocks. In this case, an on-chip H-tree clock distribution network will be sufficient to distribute over the entire die at 1-2 GHz. The lower power constraints placed on SoCs by plastic packages also lead to smaller IR drop with a well-designed power supply grid. Eventually, however, we expect power consumption and related issues such as power distribution to become the limiting factor in DSM design.
XVI. MICROARCHITECTURAL IMPLICATIONS

A. Choice of Channel Implementation
We begin by outlining a few alternatives for interconnecting multiple modules. The apparent choices are ad hoc or point-to-point connections, buses (e.g., AMBA from ARM, Core-Connect from IBM, or Silicon Backplane from Sonics), or switching networks. Among switching networks one can use either circuit-switched or packet-switched. These choices are illustrated in Fig. 20 .
We do not attempt to consider the many high-level architectural issues, but restrict ourselves to looking at physical implications on microarchitectural choices. Based on our analysis of global interconnect resources, our conclusion is that there are sufficient routing resources for any of the interconnect choices named above, including point-to-point connections. As a result, we believe that choice of channel implementation will be principally determined by higher level architectural issues.
B. Signaling Approaches
The physical implementation of our proposed microarchitecture will have a large role in limiting delay/noise/power. For example, the current paradigm of using large repeater structures at regular intervals seems to work well for RC lines with moderate resistance levels. In future processes, global wires look more like RLC lines requiring attention to impedance matching in order to reduce ringing and overshoot effects. Also, with longer and more resistive wires, the sheer number of repeaters grows to staggering proportions as discussed above. This leads to substantial power dissipation as well as placing stringent requirements on power distribution networks and contributing to simultaneous switching noise problems.
A new global signaling convention would seek to minimize power dissipation (helping the power distribution and switching noise problems as well) while ensuring clean signal propagation (no ringing, noise, etc.). One possibility is the use of low-swing driver/receiver architectures. Depending on the actual architecture, dynamic power can be linearly to quadratically reduced with these methods typically at the expense of noise immunity and standby current. To attack the noise problem, differential signaling can be used that gives each signal line a complement, helping to reduce noise through common mode rejection. It can be shown that the use of differential low-swing signaling is actually more area-effective than using shield wires and also leads to better immunity against inductive coupling noise [50] . This is a promising area of future research.
C. Reliability
Another area where physical issues may influence communication approaches is reliability. To date, integrated circuits have been designed with the presumption that a signal launched at one latch in the integrated circuit will arrive reliably at its destination. Ensuring this quality is the problem of maintaining signal integrity. For some time boards and racks have been designed with attention to signal errors.
There are three levels of defense. The first is designing to maximize signal integrity. This is already in use in ICs. The second is designing to detect signal errors. The third is to allow for limited error correction. These latter two have not typically been required in IC designs, but there is some debate as to whether they will be required in the future. Our position is that this question reduces to one that we have already addressed: the ability to maintain signal strength and speed across long ( 1 cm) distances on chip. On a single integrated circuit, the problem of signal reliability (in terms of bad data, the need for error correction hardware, etc.) is dramatically better than on a board since the distance between active devices is limited. For instance, although a global net in a very large die may approach several centimeters in total length, the longest practical distance between repeaters will not exceed 5 mm, which helps minimize the impact of noise sources such as capacitive and inductive coupling. Thus, the problem reduces to ensuring that there are adequate resources to provide proper wire sizes and sufficient repeaters. Our forecasts indicate that there will be such resources available.
D. Interconnect Libraries for Designing DSM ICs
In this section, we consider some constructive approaches to minimizing the impact of DSM effects. Recently, a new layout fabric called the dense wiring fabric (DWF) was introduced to cope with the increasing unpredictability in integrated circuit routing [51] . This approach advocates placing a power and ground line next to each signal wire in a design, resulting in a fully occupied grid of wires on each metal layer. The advantages of DWF include predictable wire parasitics (capacitance and inductance) as well as simple power/ground grid routing (with low resistance). The main drawback of the DWF is the heavy area penalty associated with putting two shield wires next to each signal line. In [51] , the authors saw an average area penalty of 65%, which translates directly to chip area and, hence, yield and cost issues.
Despite this substantial disadvantage, we believe that the DWF may be moving in the right direction, especially if issues such as dynamic delay, inductance, and systematic process variations prove difficult to be incorporated into the design flow (not just during post-routing analysis). However, we feel that a less extreme approach will yield a better tradeoff between the expected performance advantage of the current paradigm and the noise immunity and regularity of the DWF. Fig. 21 highlights a spectrum of interconnect design fabrics where the current ad hoc paradigm and the DWF represent the two end points. A good way to view this spectrum is in the allowable number of different interconnect geometries. In the DWF, there is only one possible geometry whereas in the present methodology there are an infinite number of routes possible.
Akin to a front-end standard cell based design approach, an interconnect library can be built with a finite number of possible interconnect geometries. Each of these structures can be precisely characterized in terms of parasitics, delays, and noise immunity a priori. This point means that the design process is greatly simplified and predictability is substantially improved over current ad hoc techniques. At the same time, the chip area will not be dramatically increased with this paradigm as is the case with the DWF. In fact, we anticipate the existence of a "sweet spot" for the library size where the actual performance penalty (in terms of area as well as timing) compared to the conventional technique is minimized while the regularity, predictability, and noise immunity of the interconnect library approach make it superior to either the DWF or ad hoc methods. Another advantage of the interconnect library approach is that design tools incorporating systematic pattern density and proximity effects inherent in the semiconductor manufacturing process will be more accurate and efficient than in the current paradigm.
XVII. CONCLUSION
The purpose of this paper is to examine the impact of DSM processing effects on the microarchitectures of future integrated circuits, principally future microprocessors and systems-on-a-chip style ASICs. To accomplish this, we have first modeled future process generations and the operation of critical paths in those process generations. In particular, we have focused on the problem of interconnect effects. Our results indicate that interconnect delay will be small ( 25%) in blocks of 50K gates and will remain reasonable ( 40%) even when pessimistic noise considerations are introduced. These results presume that lines are adequately driven to compensate for capacitive loads and noise effects. It appears that blocks of 100K gates will also be manageable although power dissipation penalties will begin to be significant at that point. Beyond 100K gates, size of these blocks is limited by several factors dealing with interconnect. For instance, by making modules too large wirelengths increase due to connectivity requirements within the block. Longer wires translate to larger devices to drive the wires, sacrificing area and power. Increased wirelength within a module also complicates IP generation, wire-layer assignment, and hurts performance by underutilizing local metallization levels.
Thus, we argue for a hierarchical block-based design methodology in which future integrated circuits will be implemented hierarchically with large macro-blocks of approximately 50K-100K gates. We further contend that such a methodology is not unrealistically restrictive. For microprocessor-oriented designs most blocks, such as an integer execution unit, fit within the 100K gate limit. Similarly, for system-on-a-chip ASICs in which the design consists of the assembly of predefined IP blocks, most significant modules, such as a 32-bit microprocessor, can also be implemented within 100K gates. In designs with logic gates, this translates into a well-defined layout with 100 to 200 modules in the core area. Given this design hierarchy, the major design challenge in DSM becomes the assembly of thousands of 50K-100K gate modules considering chip-level interconnect effects such as time-of-flight, RC delay, inductance, and noise.
Having advocated a modular approach to design, we then consider implications on global interconnect. In our analysis of current global routing practices, we found that scaling of global wires is not sustainable beyond the 0.18-m generation due to the rising RC delays of scaled-dimension conductors. Furthermore, we have reinforced the notion that there will be a divergence of local and global clock speeds around the 0.13-0.1-m technology nodes due to the effects of time-of-flight and wiring RC delays. To combat the RC problem, we recommend the use of fat global wires as described in [5] . In this study, we used a comprehensive analysis of routing resources in a generic 0.05-m microprocessor to determine whether the fat wiring scheme (with m) is feasible. We found that, by using additional Fig. 22 . Projected interconnect and gate delays according to [13] . metal layers for global routing, the fat wiring scheme is indeed scalable to the end of current semiconductor roadmaps. The role of clock distribution in future designs is also studied with the conclusion that the buffered H-tree clock network will enable low values of local skew as long as the number of clusters can be increased. Global skew, while not explicitly modeled, may require moving the global clock distribution network off-chip to the package level where wiring RC is much smaller. Noise issues are also discussed; noise and power supply IR drop become much less significant with the use of flip-chip packaging. A discussion of IR drop demonstrated that conventional wirebonding packaging is nonscalable in terms of power supply reliability. Inductive issues were discussed by examining the importance of inductance for various line lengths in different technologies. We found that inductance is becoming a more significant problem, especially when using the fat-wire scheme with low resistance wiring. However, by using shield wires and trading off routing density for critical nets, self-inductance effects should be containable for the most part.
To concisely summarize these results, we revisit the wellknown interconnect delay figure from [13] (reproduced in Fig. 22) . Collected from the work we have done in this area, we propose an update to this often maligned figure that more accurately represents the scaling of local on-chip interconnections compared to gate delays. Based on a 2-input NAND with a fan-out of two, Fig. 23 realistically reflects gate and interconnect delays, as defined in this paper. On a log scale, it can be clearly seen that the two are scaling nearly identically. Our final point is to emphasize the importance of the device and interconnect interaction. Neither gates nor wires dominate circuit performance; it is the complex relationship between the two that determine how fast or slow a system will perform.
Constructively, we propose a wiring hierarchy that complements the modular design methodology presented. The modules are arranged together in isochronous (or locally clocked) regions that run at a higher clock speed than the global clock. These isochronous regions come together to form the entire design. The wiring hierarchy applies different levels of wiring to route each level of the design hierarchy. Local routing, where minimum pitch is set by lithography capabilities, is used within the modules. Semiglobal routing, whose dimensions are a fixed multiple of the local routing for each generation (i.e., semiglobal dimensions scale with processes), is used exclusively within isochronous regions. Finally, fat global routing connects these isochronous regions with very long wires. High-level architectures that minimize global communication requirements will work best with this design methodology to maximize performance. Using this wiring paradigm, we demonstrate a possible back-end structure for a 0.05-m microprocessor. On the question of whether this physical wiring fabric will be used to support point-to-point connections, buses, or on-chip switching networks we are agnostics. We believe we have demonstrated that, with the stated assumptions, there will be adequate routing resources to support any of these methodologies and the precise communication structure used will be dictated by higher level architectural issues.
While the details of the microarchitectural implications of this paper may be debated, our primary conclusion is that the effects of small process geometries are less than was originally anticipated and we have pointed to a wide variety of techniques that can be used to successfully ameliorate them.
